Follow
Matthew Mattina
Matthew Mattina
Unknown affiliation
Verified email at alumni.princeton.edu
Title
Cited by
Cited by
Year
On-chip interconnection architecture of the tile processor
D Wentzlaff, P Griffin, H Hoffmann, L Bao, B Edwards, C Ramey, ...
IEEE micro 27 (5), 15-31, 2007
11892007
Tile64-processor: A 64-core soc with mesh interconnect
S Bell, B Edwards, J Amann, R Conlin, K Joyce, V Leung, J MacKay, ...
2008 IEEE International Solid-State Circuits Conference-Digest of Technical …, 2008
8492008
Federated learning based on dynamic regularization
DAE Acar, Y Zhao, RM Navarro, M Mattina, PN Whatmough, V Saligrama
arXiv preprint arXiv:2111.04263, 2021
4742021
Computing in parallel processing environments
PR Griffin, M Hostetter, A Agarwal, CC Miao, CD Metcalf, B Edwards, ...
US Patent 8,738,860, 2014
3552014
Scale-sim: Systolic cnn accelerator simulator
A Samajdar, Y Zhu, P Whatmough, M Mattina, T Krishna
arXiv preprint arXiv:1811.02883, 2018
3272018
Micronets: Neural network architectures for deploying tinyml applications on commodity microcontrollers
C Banbury, C Zhou, I Fedorov, R Matas, U Thakker, D Gope, ...
Proceedings of Machine Learning and Systems 3, 517-532, 2021
1902021
Last level cache (llc) performance of data mining workloads on a cmp-a case study of parallel bioinformatics workloads
A Jaleel, M Mattina, B Jacob
The Twelfth International Symposium on High-Performance Computer …, 2006
1772006
Sparse: Sparse architecture search for cnns on resource-constrained microcontrollers
I Fedorov, RP Adams, M Mattina, P Whatmough
Advances in Neural Information Processing Systems 32, 2019
1502019
Tarantula: A vector extension to the alpha architecture
R Espasa, F Ardanaz, J Emer, S Felix, J Gago, R Gramunt, I Hernandez, ...
ACM SIGARCH Computer Architecture News 30 (2), 281-292, 2002
1472002
A systematic methodology for characterizing scalability of dnn accelerators using scale-sim
A Samajdar, JM Joseph, Y Zhu, P Whatmough, M Mattina, T Krishna
2020 IEEE International Symposium on Performance Analysis of Systems and …, 2020
1182020
High performance, scalable multi chip interconnect
CG Ramey, M Mattina
US Patent 9,424,228, 2016
1042016
Caching in multicore and multiprocessor architectures
A Agarwal, IR Bratt, M Mattina
US Patent 7,805,575, 2010
1022010
Euphrates: Algorithm-soc co-design for low-power mobile continuous vision
Y Zhu, A Samajdar, M Mattina, P Whatmough
arXiv preprint arXiv:1803.11232, 2018
1002018
Caching in multicore and multiprocessor architectures
A Agarwal, IR Bratt, M Mattina
US Patent 7,805,575, 2010
952010
TinyLSTMs: Efficient neural speech enhancement for hearing aids
I Fedorov, M Stamenovic, C Jensen, LC Yang, A Mandell, Y Gan, ...
arXiv preprint arXiv:2005.11138, 2020
792020
Managing cache memory in a parallel processing environment
D Wentzlaff, M Mattina, A Agarwal
US Patent 7,882,307, 2011
792011
Fixynn: Efficient hardware for mobile computer vision via transfer learning
PN Whatmough, C Zhou, P Hansen, SK Venkataramanaiah, J Seo, ...
arXiv preprint arXiv:1902.11128, 2019
632019
Flow control method and apparatus for single packet arrival on a bidirectional ring interconnect
M Mattina
US Patent 7,551,564, 2009
602009
Systolic tensor array: An efficient structured-sparse GEMM accelerator for mobile CNN inference
ZG Liu, PN Whatmough, M Mattina
IEEE Computer Architecture Letters 19 (1), 34-37, 2020
572020
Managing memory access in a parallel processing environment
M Mattina, D Wentzlaff, A Agarwal
US Patent 7,805,577, 2010
572010
The system can't perform the operation now. Try again later.
Articles 1–20