Jürgen Teich

Citado por

	Total	Desde 2020
Citas	18554	4310
Índice h	65	28
Índice i10	398	128

1200

600

300

900

199819992000200120022003200420052006200720082009201020112012201320142015201620172018201920202021202220232024202547 97 127 157 172 188 308 325 481 483 564 699 855 843 946 1013 1139 1081 1036 1023 1153 1019 890 1085 729 747 793 64

Acceso público

Ver todo

156 artículos

132 artículos

disponibles

no disponibles

Basado en requisitos de financiación

Coautores

Frank HannigFriedrich-Alexander-Universität Erlangen-Nürnberg (FAU)Dirección de correo verificada de cs.fau.de
Christian HaubeltProfessor of Embedded Systems, University of Rostock, GermanyDirección de correo verificada de uni-rostock.de
Michael GlaßProfessor at Ulm UniversityDirección de correo verificada de uni-ulm.de
Lothar ThieleProfessor of Computer Engineering, ETH ZurichDirección de correo verificada de ethz.ch
Daniel ZienerProfessor for Computer Architecture and Embedded Systems, Technische Universität IlmenauDirección de correo verificada de tu-ilmenau.de
Dirk KochSchool of Computer Science, University of ManchesterDirección de correo verificada de recobus.de
Martin LukasiewyczGoogleDirección de correo verificada de google.com
Felix ReimannAudi Electronics Venture GmbHDirección de correo verificada de fex-it.de
Ali AhmadiniaDepartment Chair of Computer Science and Information Systems, California State Universtiy San MarcosDirección de correo verificada de csusm.edu
Shuvra S. BhattacharyyaProfessor of Electrical and Computer Engineering, University of MarylandDirección de correo verificada de umd.edu
Sándor P. FeketeTechnische Universität Braunschweig, L3S Research CenterDirección de correo verificada de tu-bs.de
Andreas WeichslgartnerCARIAD SEDirección de correo verificada de cariad.technology
Richard MembarthProfessor at the Technische Hochschule IngolstadtDirección de correo verificada de uni-saarland.de
vahid lariUniversity of Erlangen-NurembergDirección de correo verificada de cs.fau.de
Jörg HenkelProfessor of Computer Science, Karlsruhe Institute of TechnologyDirección de correo verificada de kit.edu
Sascha RoloffHuawei Technologies Germany GmbHDirección de correo verificada de huawei.com
Sebastian GrafUniversity of Erlangen-NurembergDirección de correo verificada de cs.fau.de
Rafael RosalesIntel LabsDirección de correo verificada de fau.de
Norbert WehnUniversity of KaiserslauternDirección de correo verificada de eit.uni-kl.de
Marco PlatznerProfessor for Computer Engineering, Paderborn UniversityDirección de correo verificada de upb.de

Seguir

Jürgen Teich

Full Professor, Computer Science, Friedrich-Alexander-Universität Erlangen-Nürnberg

Dirección de correo verificada de cs.fau.de

embedded systems hardware/software co-design reconfigurable computing


Título Ordenar por citas Ordenar por año Ordenar por título	Citado por Citado por	Año
Strategies for finding good local guides in multi-objective particle swarm optimization (MOPSO) S Mostaghim, J Teich Proceedings of the 2003 IEEE Swarm Intelligence Symposium. SIS'03 (Cat. No …, 2003	965	2003
Hardware/software codesign: The past, the present, and predicting the future J Teich Proceedings of the IEEE 100 (Special Centennial Issue), 1411-1430, 2012	486	2012
Pareto-front exploration with uncertain objectives J Teich International Conference on Evolutionary Multi-Criterion Optimization, 314-328, 2001	333	2001
System-level synthesis using evolutionary algorithms T Blickle, J Teich, L Thiele Design Automation for Embedded Systems 3, 23-58, 1998	317	1998
Opt4J: a modular framework for meta-heuristic optimization M Lukasiewycz, M Glaß, F Reimann, J Teich Proceedings of the 13th annual conference on Genetic and evolutionary …, 2011	312	2011
Electronic system-level synthesis methodologies A Gerstlauer, C Haubelt, AD Pimentel, TP Stefanov, DD Gajski, J Teich IEEE Transactions on Computer-Aided Design of Integrated Circuits and …, 2009	249	2009
SystemCoDesigner—an automatic ESL synthesis approach by design space exploration and behavioral synthesis for streaming applications J Keinert, M Streubūhr, T Schlichter, J Falk, J Gladigau, C Haubelt, J Teich, ... ACM Transactions on Design Automation of Electronic Systems (TODAES) 14 (1 …, 2009	245	2009
Digitale Hardware/Software-Systeme: Synthese und Optimierung J Teich, C Haubelt Springer-Verlag, 2007	242	2007
Dynoc: A dynamic infrastructure for communication in dynamically reconfugurable devices C Bobda, A Ahmadinia, M Majer, J Teich, S Fekete, J van der Veen International Conference on Field Programmable Logic and Applications, 2005 …, 2005	217	2005
Invasive computing: An overview J Teich, J Henkel, A Herkersdorf, D Schmitt-Landsiedel, ... Multiprocessor system-on-chip: hardware design and tool integration, 241-268, 2011	203	2011
ReCoBus-Builder—A novel tool and technique to build statically and dynamically reconfigurable systems for FPGAS D Koch, C Beckhoff, J Teich 2008 International conference on field programmable logic and applications …, 2008	188	2008
FlexRay schedule optimization of the static segment M Lukasiewycz, M Glaß, J Teich, P Milbredt Proceedings of the 7th IEEE/ACM international conference on Hardware …, 2009	181	2009
The role of/spl epsi/-dominance in multi objective particle swarm optimization methods S Mostaghim, J Teich The 2003 Congress on Evolutionary Computation, 2003. CEC'03. 3, 1764-1771, 2003	168	2003
Covering pareto-optimal fronts by subswarms in multi-objective particle swarm optimization S Mostaghim, J Teich Proceedings of the 2004 Congress on Evolutionary Computation (IEEE Cat. No …, 2004	164	2004
Optimal FPGA module placement with temporal precedence constraints S Fekete, E Kohler, J Teich Proceedings Design, Automation and Test in Europe. Conference and Exhibition …, 2001	161	2001
HIPA^cc: A Domain-Specific Language and Compiler for Image Processing R Membarth, O Reiche, F Hannig, J Teich, M Körner, W Eckert IEEE Transactions on Parallel and Distributed Systems 27 (1), 210-224, 2015	150	2015
CAN+: A new backward-compatible Controller Area Network (CAN) protocol with up to 16× higher data rates. T Ziermann, S Wildermann, J Teich 2009 Design, Automation & Test in Europe Conference & Exhibition, 1088-1093, 2009	144	2009
The Erlangen Slot Machine: A dynamically reconfigurable FPGA-based computer M Majer, J Teich, A Ahmadinia, C Bobda The Journal of VLSI Signal Processing Systems for Signal, Image, and Video …, 2007	142	2007
Partitioning of processor arrays: A piecewise regular approach J Teich, L Thiele Integration 14 (3), 297-332, 1993	136	1993
A SystemC-based design methodology for digital signal processing systems C Haubelt, J Falk, J Keinert, T Schlichter, M Streubühr, A Deyhle, A Hadert, ... EURASIP Journal on Embedded Systems 2007, 1-22, 2007	132	2007

El sistema no puede realizar la operación en estos momentos. Inténtalo de nuevo más tarde.

Artículos 1–20

Citas por año

Citas duplicadas

Citas combinadas

Añadir coautoresCoautores

Seguir

Citado por

Coautores